Synopsys FPGA Synthesis Synplify Pro Tutorial

March 2010

http://www.solvnet.com



Disclaimer of Warranty

Synopsys, Inc. makes no representations or warranties, either expressed or implied, by or with respect to anything in this manual, and shall not be liable for any implied warranties of merchantability or fitness for a particular purpose of for any indirect, special or consequential damages.

Copyright Notice

Copyright © 2010 Synopsys, Inc. All Rights Reserved.

Synopsys software products contain certain confidential information of Synopsys, Inc. Use of this copyright notice is precautionary and does not imply publication or disclosure. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language in any form by any means without the prior written permission of Synopsys, Inc. While every precaution has been taken in the preparation of this book, Synopsys, Inc. assumes no responsibility for errors or omissions. This publication and the features described herein are subject to change without notice.

Trademarks

Registered Trademarks (®)

Synopsys, AMPS, Astro, Behavior Extracting Synthesis Technology, Cadabra, CATS, Certify, Design Compiler, DesignWare, Formality, HDL Analyst, HSPICE, Identify, iN-Phase, Leda, MAST, ModelTools, NanoSim, OpenVera, PathMill, Physical Compiler, PrimeTime, SiVL, SCOPE, Simply Better Results, SNUG, SolvNet, Synplicity, the Synplicity logo, Synplify, Synplify Pro, Synthesis Constraints Optimization Environment, TetraMAX, VCS, Vera, and YIELDirector are registered trademarks of Synopsys, Inc.

Trademarks (™)

AFGen, Apollo, Astro-Rail, Astro-Xtalk, Aurora, AvanWaves, BEST, Columbia, Columbia-CE, Confirma, Cosmos, CosmosLE, CosmosScope, CRITIC, DC Expert, DC Professional, DC Ultra, Design Analyzer, Design Vision, DesignerHDL, DesignPower, Direct Silicon Access, Discovery, Eclypse, Encore, EPIC, Galaxy, HANEX, HAPS, HapsTrak, HDL Compiler, Hercules, Hierarchical Optimization Technology, High-performance ASIC Prototyping System, HSIM, HSIM^{plus}, i-Virtual Stepper, IICE, in-Sync, iN-Tandem, Jupiter, Jupiter-DP, JupiterXT, JupiterXT-ASIC, Liberty, Libra-Passport, Library Compiler, Magellan, Mars, Mars-Rail, Mars-Xtalk, Milkyway, ModelSource, Module Compiler, MultiPoint, Physical Analyst, Planet, Planet-PL, Polaris, Power Compiler, Raphael, Saturn, Scirocco, Scirocco-i, Star-RCXT, Star-SimXT, System Compiler, System Designer, Taurus, TotalRecall, TSUPREM-4, VCS Express, VCSi, VHDL Compiler, VirSim, and VMC are trademarks of Synopsys, Inc.

Service Marks (SM)

MAP-in, SVP Café, and TAP-in are service marks of Synopsys, Inc.

SystemC is a trademark of the Open SystemC Initiative and is used under license. ARM and AMBA are registered trademarks of ARM Limited. Saber is a registered trademark of SabreMark Limited Partnership and is used under license. All other product or company names may be trademarks of their respective owners.

Restricted Rights Legend

Government Users: Use, reproduction, release, modification, or disclosure of this commercial computer software, or of any related documentation of any kind, is restricted in accordance with FAR 12.212 and DFARS 227.7202, and further restricted by the Synopsys Software License and Maintenance Agreement. Synopsys, Inc., Synplicity Business Group, 600 West California Avenue, Sunnyvale, CA 94086, U. S. A.

Printed in the U.S.A March 2010

Contents

Introduction to the Tutorial8Start the Software8Download Tutorial Files10Tutorial Directory Structure11Synthesis Files12See Also14
Tutorial Design Flow
Create Project16Setup Project and Add Design Files16Compile Design and Check Log File22Additional Analysis after Compile25
Setup Implementation for Synthesis 26 Set Constraints 26 Set Device Options 30
Run Logic Synthesis
Analyze Logic Synthesis Results 40 Examine the Technology View 40 Check Timing 42 Analyze Critical Paths in the Technology View 45 Set Additional Constraint and Resynthesize 46 Check Results 49
Appendix A: Early Analysis (Compile Phase) 50 Analyze Compile Results (RTL) and Navigate Hierarchy 50 Find and Crossprobe 55 Filter, Expand, Hide, and Dissolve 61



Synplify Pro Tutorial

The tutorial shows you how to use the Synplify Pro software in the FPGA logic design process. Information is organized into these topics:

- Introduction to the Tutorial, on page 8
- Tutorial Design Flow, on page 15
- Create Project, on page 16
- Setup Implementation for Synthesis, on page 26
- Run Logic Synthesis, on page 39
- Analyze Logic Synthesis Results, on page 40
- Improve Results, on page 46
- Appendix A: Early Analysis (Compile Phase), on page 50

Introduction to the Tutorial

The tutorial is designed to walk you through the Synplify Pro design flow using some typical tasks and familiarize you with the user interface.

The tutorial design is an 8-bit micro controller. After completing the tutorial, you will be familiar with the tool and able to apply the knowledge you gained to your own, more complicated designs.

The tutorial assumes that you have

- Installed the software correctly and obtained the necessary licenses.
- Basic understanding of logic synthesis using the Synopsys FPGA tools.

The remaining sections include the following topics:

- Start the Software, on page 8.
- Download Tutorial Files, on page 10.
- Tutorial Directory Structure, on page 11.
- Synthesis Files, on page 12
- See Also, on page 14

Start the Software

You can start the software and run the tutorial from a Windows or Linux workstation.

1. On Windows, choose the current release of the software from: Start->Programs->Synopsys->FPGA Synthesis D-2010.03->Synplify Pro.

If you use any other version of the software, results may not exactly match the results in the tutorial, although you can still follow the general methodology described in this document.

2. On Linux, type this at the command line:

synplify_pro

The command starts the synthesis tool. If you have run the software before, the window displays the previous project.

Toolbars	Mer	nus	Project View				Implemer Results V	
Synalify Pro D-201	10.03 - <	no projects loaded>]						_ 🗆 🗵
🕑 🛅 File Edit Vi	iew Projec	t Import Run Analysis	HDL-Analyst Options Windo	w Tech-Suppor	t Web Help			_8×
i 👔 🚯 👔	8	🗿 < D 10 a	@ 🙀 V @ @ 😔	🏨 📕 ve	s 🕢 🕞	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		0, 0, 11 »
9		R & & &						
* D		Synplify [®]	Pro					
		Ready					/	
Open Project					Implementatio	on Directory		
Close Project					Name	_/	│ Size Type	Modified
Add File								
Change File				:		1		
Add Implementatio	n							
Implementation Op	otions							
R Add P&R Implemen	ntation			-				
🔌 View Log								
Frequency(MHz):								
Auto Constrain					•		****	
No projects>								
		obtention information interface					Watch interesting to the second	. ×
License checkout	: synpli	fypro		-	.og Parameter		<implementation< td=""><td> > (*)</td></implementation<>	> (*)
•								
								• • •
TCL Script Messag	jes			Lo	g Watch			
Configure and run the V	CS Simulato	r) !! ///

Tcl Script and Messages Window

Log Watch Window

If you do not see the Tcl Script and Messages window and Log Watch window, select View->TCL Window and View->Watch Window or View->Output Window. For your information, you can access commands in different ways: through the main menu, popup menus, keyboard shortcuts, and icons. The tutorial uses different methods to access the commands. For more information about the interface, see the *Synopsys FPGA Synthesis Reference Manual*.

Download Tutorial Files

You can download the tutorial design files and the tutorial instructions from the Synopsys $SolvNet^{\mathbb{R}}$ website.

- 1. Logon to SolvNet.
- 2. Select the applicable release for the tutorial and download the platform-specific version of the design files.
- 3. Unzip the tutorial files.
 - On Windows, use Winzip to extract the tutorial files.
 - On Linux, type the following at the command line:

gunzip tutorial.tar.gz

Then, to extract the tutorial files, type the following at the command line:

tar -xvf tutorial.tar

- Open or print the tutorial instructions (tutorial.pdf) from the SolvNet when you are ready to begin the tutorial.
- 4. Copy the tutorial directory to your working area. Keep the directory structure, because the tutorial is based on this structure. Refer to Tutorial Directory Structure, on page 11. When you work on your own designs, you can set up the structure as you want.
- 5. Make sure you have read and write privileges for the tutorial files.

Tutorial Directory Structure

The input files for this tutorial are provided in the Synplify Pro tutorial directory after you download files from the Synopsys SolvNet website and setup your project. The project and constraint files will be created using this tutorial. However, if you prefer you can use these files provided with the design as well.

Note: This directory structure is used for the tutorial because it reflects the way the tool structures the files in the Project view. However, when you run the Synplify Pro software on your own, you can create whatever directory structure works best for your design.




Figure 1: Synplify Pro FPGA tutorial Directory Structure

For descriptions of these files see Input Files, on page 12.

Figure 2 shows the directory structure for the implementation results files, using the default implementation name rev_1. You specify the location of the results directory when you set implementation options for your project.

After you complete this exercise, the results directory typically contains the file types shown below.




Figure 1: Results Directory Structure

For descriptions of these files, see Output Files, on page 13.

Synthesis Files

This section briefly describes the files required to run synthesis and the files generated during synthesis that are output to the user-specified implementation results directory.

Input Files

Here is a brief description of the input files:

- .v/.vhd—contains the HDL source files. The HDL source files can also contain a mixture of VHDL and Verilog source files. eight_bit_uc.v is the top-level module.
- constraint/*tutorial*.sdc—user-specified constraint file, contains the timing constraints

The constraint file will be created using this tutorial. However, you can use the .sdc file provided with the design, if preferred.

• *tutorial.prj*—tutorial project file, contains all the information required to complete a design. This file contains references to source files, and specifications for the target device.

The project file will be created using this tutorial.

Output Files

Here is a brief description of the files that are typically output to the Implementation Results directory:

- .edf—Xilinx design netlist in the format of the supported target place-and-route tool
- .htm—HTML format of the log file containing the synthesis results. See the .srr file below for a description of its contents.
- .ncf—Xilinx netlist constraint file; contains all of the constraints for the design
- .srm—output by the mapper stage of the process, contains the actual technology-specific mapped design. This is the representation displayed through the technology view in HDL Analyst.
- .srr—text format of the log file containing the synthesis results. The *project_name*.srr file contains all warnings and errors encountered during synthesis as well as performance information such as clock frequency, critical paths and run times. There is also information on area, cell usage and FSM extraction. To view this file, click on the View Log button in the Project view.
- .srs—output by the compiler stage of the process, contains the RTL level (schematic) view of the design. This is the representation displayed through the RTL view in HDL Analyst.
- **Note:** You can delete or rename the tutorial.sdc files in this directory if you want to create your own as part of the tutorial exercises.


See Also

The tutorial does not cover all the possible tasks you could do. For additional information, refer to the following sources:

See the				
Installation instructions on SolvNet				
Synopsys FPGA Synthesis User Guide				
Synopsys FPGA Synthesis User Guide				
Synopsys FPGA Synthesis Reference Manual				
Synopsys FPGA Synthesis Reference Manual				

Tutorial Design Flow

This flow diagram graphically illustrates the procedures in this tutorial:



The remaining sections describe how to complete the tasks for this flow.

Create Project

The first step is to set up your project. A project is a file that defines the HDL source files, implementation files and device option settings. This section shows you how to set up a project file, handle messages, and do some typical analysis operations with the HDL Analyst tool. This project information is organized as follows:

- Setup Project and Add Design Files
- Compile Design and Check Log File
- Additional Analysis after Compile

Setup Project and Add Design Files

To run synthesis, you need a project file. A project contains the data needed for a particular design: the source files, the name of the synthesis results file, and your device option settings. The following procedure shows you how to set up a project file.

1. In the project window, select File->Build Project to open the Select Files to Add to Project dialog box. Navigate to your source files by selecting the *install_dir/*tutorial directory.

Select Files to Add to New Project	<u>? ×</u>
Look in: 🔁 C: \tutorial_d201003\synplify_pro \tutorial 🔻 🔾 🔊 🐼 💋 🔃 🗉	
Wy Computer Image: Computer of the second seco	
File name:	
Files of type: Project Files (*,prj)	
VHDL/Verilog lib:)
Files to add to project: 🗹 Use relative paths 🗌 Add files to Folders Folder Options]
	<- Add All
	<- Add
	Remove All ->
	Remove ->
	ОК
	Cancel

Figure 2: Select Files to Add to Project Dialog Box

 Open the vhdl folder. Make sure Files of type field is showing either All Files (*) or VHDL Files (*.vhd).

For this exercise, add both VHDL files in the folder. Click on the <-Add All button, then click $\mathsf{OK}.$

5 Select Files t	o Add to New Project	? ×
Look in:	🗀 C: \tutorial_d201003\synplify_pro\tutorial\vhdl 🛛 🗸 🗿 🖓 🔃 🗏	
ijann My Compu	Jter const_pkg.vhd	
File name:		
Files of type:	HDL Files (*.vhd *.vhd *.v)	
VHDL/Verilog lib:		
Files to add to pr	oject: (2 file(s) selected) 🗹 Use relative paths 🗌 Add files to Folders 🛛 Folder Options	
	1003\synplify_pro\tutorial\vhdl\const_pkg.vhd 1003\synplify_pro\tutorial\vhdl\ins_rom.vhd	<- Add All
		Remove All ->
		Remove ->
		ОК
		Cancel

Figure 3: Add VHDL Files

- After clicking OK to add the files, you will return to the Project view.



Figure 4: Newly Created Project File

Your project window displays a newly-created project file called const_pkg (the first source file in the list) with a folder called VHDL and a directory under it called rev_1, which represents the first implementation of your design.

- 3. Set the source file hierarchy, if necessary.
 - If you do not see a VHDL folder under the const_pkg directory, set this preference by selecting the Options->Project View Options command and enabling the View Project Files in Type Folders check box. This separates one kind of file from another in the Project view by putting them in separate folders.

Configure VHDL Compiler		
Configure Verilog Compiler		
Configure Compile Point Process		
Toolbars	Project View Options	<u>?</u> ×
Project View Options	Options	
Editor Options	Option	Value
P&R Environment Options	Show Project File Library	✓
Configure 3rd Party Tool Options	Beep when a job completes	
HDL Analyst Options	View Project Files in Type Folders	
Configure Identify Launch	View Project Files in Custom Folders	<
	Order files alphabetically	
	Auto-load projects from previous session	<
	Auto-save project on Run	
	Open log file following Run	
	Show all files in results directory	•
	Allow multiple projects to be opened	✓
	View log file in HTML	 ✓
	Project file name display	File name only
	Description:	
	Click on an option for description	
		OK Cancel

Figure 5: Select Project View Options->View Project Files in Type Folders

- 4. Click on the Add File button in the Project view and change to the verilog directory. Make sure Files of type field is showing either All Files (*) or Verilog Files (*.v).
- 5. For this exercise, add all the Verilog files in the folder. Click on the <-Add All button, then click OK.

Ġ Add Files to I	Project	<u>?</u> ×
Look in:	C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\verilog C:\tutorial_d201003\synplify_pro\tutorial\ver	
File name:		
Files of type:	HDL Files (*.vhd *.vhdi *.v *.sv *.vma)	
VHDL/Verilog lib:		
Files to add to pr	oject: (10 file(s) selected) 🗹 Use relative paths 🗌 Add files to Folders 🛛 Folder Options	
\verilog\alu.v \verilog\data_ \verilog\data_ \verilog\ins_dd \verilog\ins_dd \verilog\yo.v \verilog\yoc.v \verilog\yoc.v \verilog\state_	bit_uc.v code.v / le.v egs.v	<- Add All <- Add Remove All -> Remove -> OK Cancel

Figure 6: Add Verilog Files

A virtual design directory structure is created in the Project view. Figure 7 shows the UI after adding the design files.

 Click on the plus sign next to the Verilog folder to see a list of the Verilog source files that you added for the project.

- Drag the top-level Verilog file to the last position in the list of files to manually rearrange them.
- The project window reflects your changes. Make sure that the top-level file (eight_bit_uc.v) is the last in the list of files in the Project window. The order of the remaining files does not matter.



Figure 7: Verilog Files Before and After Arranging

However, since we are using a mixed-language design for this exercise, and the top-level module is Verilog, specify the top-level module in the Verilog panel of the Implementation Options dialog box.

6. Click on the Impl Options button and click on the Verilog tab. See Set Device Options, on page 30 for more information.

Device Options Constrai		Timing Report	Verilog VHDL	Pla 🜗	Implementations:
Top Level Module:	Compiler Directives and Parame	ters			
eight_bit_uc	Parameter Name	Value			
-Verilog Language					
✓ Verilog 2001				— <u> </u>	
System Verilog					
			Extract Pa	ramatara	
✓ Push Tristates			ExtractPa	ameters	
Allow Duplicate Modules	Compiler Directives: e.g. SIZE:	=8			
Multiple File Compilation Unit					
Include Path Order: (Relative to	Project File)		0		
	rojectriley			<u> </u>	
	roject ney				
	roječet nej				
Library Directories:					
Library Directories:					
Library Directories:					
Library Directories:					
Library Directories:					5
Library Directories:					5
Library Directories:					Synplicit


7. Then select File->Save As, move up a directory level and type tutorial for the name of the project, and click Save.

Compile Design and Check Log File

For the purposes of this tutorial, you compile and check the log file as separate steps. Normally, compilation is part of synthesis when you press Run.

1. Press F7 or select Run -> Compile Only.

The software optimizes the logic for your design using technology-independent operations, and checks for syntax and hardware-related synthesis errors. When it has compiled, you see the following changes in the Project view:



- 2. Review the messages in the Message viewer.
 - Click the Messages tab in the Tcl window. Enlarge the message window if needed, or drag it out of its docked location to get a full-size window. You see all the messages listed. Notes have an 'n' icon, and warnings have a yellow triangle with an exclamation mark.
 - Locate the Found RAM mem_regfile, depth=32, width=8 entry and click the ID number CL134.

The online messages help reports that the compiler detects a RAM and indicates the depth and width of the RAM. The compiler detects high-level operators such as RAMs, so that the right resources are used to implement these operators during the mapping phase.

0 warnings, 19 r	notes	Find:	▼ Set Filter	Apply Filter G	roupComm	ion ID's
Type 🗸	ID	Message	Source Location	Log Location	Time	Report
⊞… ()) 2	CD720	Setting time resolution to ns	std.vhd (123)	eight bit uc.srr	17:05:	Compile
🗄 ··· 🕕 🛛 10	CG364	Synthesizing module eight_bit_uc	-	eight bit uc.srr	17:05:	Compile
🗄 ··· 🕕 [2]	CG346	Read full_case directive	<u>alu.v (93)</u>	eight bit uc.srr (32)	17:05:	Compile
···· 🕕	CG794	Using module INS_ROM from library work	eight bit uc.v (79)	eight bit uc.srr (81)	17:05:	Compile
<u></u>	CL201	Trying to extract state machine for register state	-	eight bit uc.srr	17:05:	Compile
···· 🕦	CL134	Found RAM mem_regfile, depth=32, width=8	reg_file.v (17)	eight bit uc.srr (68)	17:05:	Compile
···· • • • • • • • • • • • • • • • • •	CD630	Synthesizing work.ins_rom.first	ins rom.vhd (13)	eight bit uc.srr (118)	17:05:	Compile
•		**** ****				••
TCL Script	Messages					

- 3. If you prefer, review the messages in the Log file. You can perform any of the following tasks:
 - Enable the View Log File in HTML option under Options->Project View Options. Click View Log to open the log file and click Compiler Report in the left panel. Scroll through the log file messages on the right.
 - Double-click on the log file in the Project view and press Ctrl-f to open the Find dialog box. Enter @N as the search criteria, and click Find Next. The pointer moves to the first note in the log file. Click Find Next again until you find message number (CL134).

Review all messages and then click Cancel in the Find dialog box. If needed, you can also enter the following search criteria: @I for informational messages and @W for warnings.

 Single click the message number (CD134) in the HTML Log file, or double-click the message number in the text-based Log file to open an online help page with information about the message.

	S Find				? X		
	Find what:	@N:		•	Find Next		
	Match whole word or	nly [¹	Direction		Mark All		
	Match case		O Up				
	Regular expression		Down		Cancel		
54 @I::"C:\t 55 @I::"C:\t		L					
	utorial_d201003\symp					-	
	utorial_d201003\symp utorial_d201003\symp						
59 Verilog s	yntax check successf	ul!					
60 @N: CG364	:"C:\tutorial_d2010	03\synplify_pr	o\tutorial\verild	og\state_mc.	v":8:7:8:11 Syr	thesizing module pre	1p4
	:"C:\tutorial_d2010	03\symplify_pr	o\tutorial\verild	og\ins_decod	e.v":1:7:1:16 8	ynthesizing module i	.ns_decode
64 @N: CG364	:"C:\tutorial_d2010	03\synpl.fy_pr	o\tutorial\verild	og\pc.v":1:7	:1:15 Synthesiz	ing module prgm_cnt:	:
65 66 @N: CG364 67	:"C:\tutorial_d2010	03\symplicEy_pr	o\tutorial\verild	og\reg_file.	v":4:7:4:14 Syr	thesizing module req	ŗ_file
68 @N: CL134	:"C:\tutorial_d2010	03\symplify_pr	o\tutorial\verild	og\reg_file.	v":17:0:17:5 Fc	ound RAM mem_regfile,	depth=32, width=
69 @N: CG364	: "C:/tutorial_d2010	03/symplify_pr	o\tutorial\verild	og\data_mux.	V":1:7:1:14 Syr	thesizing module dat	a_mux
	:"C:\tutorial_d2010	03\symplify_pr	o\tutorial\verild	og\mult.v":1	:7:1:10 Synthes	izing module mult	
•	-						4)

4. Review all messages. For this exercise, all messages are valid.

Additional Analysis after Compile

Once you have a compiled design, you can perform additional analysis before completely synthesizing the design. These include:

- Viewing an RTL schematic of the design
- Crossprobing between the schematic, source code and log file
- Using Object Find in the RTL view
- Filtering and expanding the schematic

See Appendix A: Early Analysis (Compile Phase), on page 50 for details.

Setup Implementation for Synthesis

This synthesis flow for Xilinx uses the Virtex-6 technology. The following sections discuss these topics:

- Set Constraints, next
- Set Device Options, on page 30
- Run Logic Synthesis, on page 39
- Analyze Logic Synthesis Results, on page 40

If you do not use Xilinx technology, you can follow along with the tutorial using device options specific to your vendor. However, for the following section of this tutorial, make sure that the Xilinx Virtex-6 technology is selected on the Implementation Options dialog box of the Device tab. See Set Device Options, on page 30.

Set Constraints

Design constraints are optional, but most designers use them to define frequency goals and describe the environment for the design. For designs without aggressive timing goals, you can just set the clock frequency.

You can set constraints in a text file that you can create with any text editor, but it is easier to use the SCOPE (Synthesis Constraint Optimization Environment) interface. The SCOPE interface consists of a spreadsheet where you enter constraints.

The tutorial design uses basic constraints, which you enter as follows:

- 1. Start the SCOPE interface in the open project window by doing one of the following:
 - Click the New Constraint file (SCOPE) icon in the toolbar. (
 - Select File->New, choose Constraint file (SCOPE) in the dialog box, specify the file name (tutorial.sdc) and click OK.
- 2. Click OK on the Initialize Constraints tab in the Create a New SCOPE File dialog box.

Create a New SCOPE File	? ×
Initialize Constraints Select File Type	
_ Initialize Constraints	-
Click on the constraints you want SCOPE to initialize automatically.	
✓ Clocks	
✓ I/O Delays	
OK Help Canc	el

The SCOPE window opens, with the most common constraints, clock frequency and input/output delays initialized. The window consists of a spreadsheet interface with tabs for different kinds of constraints.

	Enabled	Clock Object	Clock Alias	Frequency (MHz)	Period (ns)	Clock Group	Rise At (ns)	Fall At (ns)	Duty Cycle (%)	Route (ns)	Virtual Clock	Comment
		clock				default_clkgroup_0						
;												
+												
5												
;												

- 3. Set a clock frequency constraint as follows:
 - Select the Clocks tab at the bottom of the SCOPE window, if it is not already selected.
 - Select the check box in the Enabled column to enable the clock constraint.

 Enter 188 in the Frequency column to set the clock frequency and press Enter.

Enabled	Clock Object	Clock Alias	Frequency (MHz)	Period (ns)	Clock Group	Rise At (ns)	Fall At (ns)	Duty Cycle (%)	Route (ns)	Virtual Clock	Comment
•	clock	clock	188	5.319148	default_clkgroup_0						

Figure 8: Set Clock Frequency to 188

This design has only one clock, so setting the clock frequency is the same as setting a global frequency from the Project view. When you press Enter, the software automatically sets the clock period and assigns the clock to the default clock group.

- 4. For this exercise, set a false path constraint. Perform the following:
 - Select the Delay Paths tab at the bottom of the SCOPE window.
 - Select the check box in the Enabled column to enable the false path constraint.
 - In the Delay Type field of SCOPE, select False from the drop-down menu.
 - In the From field of SCOPE, select i:special_regs.status{7:0] from the drop-down menu.

Enabled	Delay Type	From	То	Through	Start/End	Cycles	Max Delay(ns)	Comment
•	False	i:special_regs.status[7:0]						


- 5. Also for this exercise, you will set some attribute constraints. Perform the following tasks:
 - Select the Attributes tab at the bottom of the SCOPE window.
 - Select the check box in the Enabled column to enable the attributes specified below.
 - From the Attributes field, select syn_forward_io_constraints from the drop-down menu and press Enter. Leave the default setting for all other fields of this attribute.
 - From the Attributes field, select the syn_ramstyle attribute from the drop-down menu. Then, select registers from the drop-down menu in the Value field.

C:/tutorial_d201003/synplify_pro/tutorial/tutorial.sdc								
	Enabled	Object Type	Object Attribute		Value	Val Type	Description	
1	•	global	<global></global>	syn_forward_io_constraints	1	boolean	Forward annotate IO constraints	
2	•	<any></any>	<global></global>	syn_ramstyle	registers	string	Special implementation of inferred RAM	
3								
4								
Clo	cks C	Clock to Clock	Collections Inp	outs/Outputs Registers	Delay Paths	Attributes	I/O Standards Compile Points	

- 6. Click the Save (]) icon or select File->Save and save the file as tutorial.sdc.
- 7. Click Yes in the dialog box that asks you if you want to add the file to your project and close the SCOPE window.

You should now have the following files in the project:

- A Verilog folder that contains the source files
- A VHDL folder that contains the source files
- A Constraint folder with the constraint file (tutorial.sdc)
- An implementation folder (rev_1)
- 8. Close the SCOPE file.



Set Device Options

The options you set for a project revision (implementation) determine the optimization settings and inputs such as the device technology, constraint files, and output directory for the synthesis run.

- 1. Make sure rev_1 is the current implementation (highlighted). You can bring up the Options for Implementation dialog box in the Project view with one of the following methods:
 - Impl Options button
 - Select Project->Implementation Options
 - New Impl button (for creating a new implementation only)

The Options for Implementation dialog box lists the implementation (rev_1) at the top.

- 2. This dialog box has many tabs, and opens with the Device tab displayed. For this exercise:
 - Technology should already be set to Xilinx Virtex6.
 - Use the following technology defaults of: Part XC6VLX75T, Speed -1, and Package FF484.
 - Do not change the default settings for the Device Mapping Options.

nx Virtex6	▼ XC6VLX75T	Package:	Speed:
nx virtexo			
evice Mapping Options			
Option			Value
Enhanced Compile Point Sup	port (Beta Support)		
Fanout Guide			10000
Disable I/O Insertion			
Disable Sequential Optimizat	tions		
Fix Gated Clocks			3
Fix Generated Clocks			3
Update Compile Point Timing	Data		
Use Xilinx Partition Flow			
Use Xilinx Xflow			
Enable Advanced LUT Comb	ining (use only with Xilin)	: ISE 10.1 sp1 or later)	✓
Annotated Properties for Ar	nalyst		•
Verification Mode			
Click on an option for descri			

- 3. Click on the Options tab. For this exercise, do not change the default optimization switches for:
 - FSM Compiler
 - Resource Sharing
 - Pipelining

Optimizat	tion Switches	 	 	
Fasi FSM FSM Res	isical Synthesis t Synthesis 1 Compiler 1 Explorer source Sharing elining iming	 		
Ret	iming			
Option D	escription			

4. Click on the Constraints tab. Make sure the constraint file (tutorial.sdc) is checked.

Constraints
Frequency (MHz)
○ 1.0000
Use clock period for unconstrained IO
Constraint Files
Check files to apply to this implementation
✓ tutorial.sdc

- 5. Click on the Implementation Results tab. Make sure that:
 - Implementation Name, Results Directory, and Result File Name fields automatically get filled in.
 - Result Format should be edif.
 - Write Vendor Constraint File is enabled.
 - Write Verification Interface Format (VIF) File is enabled.

Implementation Results	
Implementation Name:	
rev_1	
Results Directory:	
C:\tutorial_d201003\synplify_pro\tutorial\rev_1	Browse
Result Base Name:	Result Format:
eight_bit_uc	edif 👻
Optional Output File Options	
□ Write Mapped Verilog Netlist	VIF) File
Write Mapped VHDL Netlist	
Vite Vendor Constraint File	

6. Click on the Timing Report tab. Set Number of Critical Paths to 25.

This option determines the number of critical paths reported in the timing report generated after synthesis.

				Т	ming Report		
Num	nber of Critical Paths:	25)				
Num	nber of Start/End Points:						
D	escription						
C	onfigure the timing report	t by specifying	the number of	paths to includ	e in the "Starting	/Ending Points v	with worst

- 7. Click on the Verilog tab. For this exercise:
 - Check that the Top Level Module is specified as eight_bit_uc.
 - Leave the default for Verilog 2001 enabled.
 - Leave the default for Push Tristates enabled.

		Verilog
Top Level Module:	Compiler Directives and Param	eters
eight_bit_uc	Parameter Name	Value
-Verilog Language		
Verilog 2001		
System Verilog		`
		Extract Parameters
Push Tristates	Compiler Directives: e.g. SIZE	=8
Allow Duplicate Modules Multiple File Compilation Unit		
Include Path Order: (Relative to Pr	oject File)	
Library Directories:		
L		

- 8. Click on the VHDL tab. For this exercise:
 - Select default from the Default Enum Encoding drop-down menu for the top-level entity (eight_bit_uc).
 - Leave the default setting for Push Tristates enabled.

	VHDL
Top Level Entity:	Default Enum Encoding:
eight_bit_uc	default
 Push Tristates 	
Synthesis On/Off Implemented as Translate On/Off	
VHDL 2008 (Beta)	
-Generics	
Generic Name	Value

9. Click on the Place and Route tab. You can ignore this option for this exercise, since placement and routing will not be run.

	Place and Route
ace and Route	
neck the Place and Route jobs to run following main synthe	

10. Click OK to save the implementation options for rev_1.

The exercise in this section presents a summary of the implementation options as they relate to the tutorial exercise. For more details on setting implementation options, see the *Setting Up a Logic Synthesis Project* chapter of the *Synopsys FPGA Synthesis User Guide*.

Run Logic Synthesis

After you have set up your project with source files, implementation settings, and an optional constraint file, synthesize your design. To do this:

1. Click the Run button to start synthesis.

The software goes through two synthesis phases, compilation and mapping, and it reflects these stages in large red letters in the status area.

- Compilation is the creation of a technology-independent boolean structure, and mapping is the technology-specific implementation and optimization of the boolean structure.
- You can see the results of compilation in the RTL view. Mapping results are displayed in the Technology view, which is described in more detail in subsequent sections.
- 2. When synthesis is complete, the software usually displays this message:

Done:

Note that the Implementation Results view lists the files that are generated as a result of synthesis.

Analyze Logic Synthesis Results

After you have run synthesis, you can analyze the results. This section shows you how to do the following:

- Examine the Technology View, next
- Check Timing, on page 42
- Analyze Critical Paths in the Technology View, on page 45

Examine the Technology View

You can graphically check the synthesis results in the Technology view.


1. To see the graphical results of your run, click the () icon on the menu bar to open the Technology view.

The Technology view contains a schematic of the design after technology mapping with base cells that are directly mapped to the target technology.


- 2. Examine one of the technology-specific components as described below. If you are not using the version of software for which this tutorial was written, your design may be implemented with different components because of ongoing optimizations to the technology and the software.
 - To reduce congestion in the schematic, select Options->HDL Analyst Options and disable Show cell interior on the General tab if it is on. You can also disable the display of symbol and pin names on the Text tab. Click OK.
 - In the Hierarchy Browser on the left side of the Technology view, expand Instances and then expand one of the modules. In the following example, we chose REGS (REGS_FILE).

 Next expand Primitives and select a primitive instance. The instance selected is highlighted in red on the schematic. When you have multiple sheets, the Technology view automatically moves to the sheet with the selected component.

Note: Small sheet size is a preference; you can set with Options->HDL Analyst Options->Sheet Size.



- Filter the selected component. To filter, click F12, the Filter icon, or click the right mouse button and select Filter Schematic. You see just the object selected.
- To see details of this object, select Options->HDL Analyst Options and enable Show symbol name on the Text tab, and Show cell interior on the General tab. Click OK. You see the interior of the cell. You can see any properties attached to the pins, like fanout.



- Deselect the component by clicking in an empty area of the schematic.
- Use the techniques described in Additional Analysis after Compile, on page 25, Find and Crossprobe, on page 55, and Filter, Expand, Hide, and Dissolve, on page 61 to examine how the design was implemented for this technology.
- When finished, close the Technology view window.

Check Timing

You can check timing results in the log file and in the Log Watch window.

Using the Log Watch Window

In the tool, the Log Watch Window is a quick way to view just the critical timing.

- 1. Check the timing parameters in the Log Watch window:
 - If you do not already have it open, select View -> Log Watch Window to open a window where you can quickly see the critical timing information in a tabular format.
 - Position the cursor in the first cell in the Log Parameter column, and hold down the left mouse button.

- Select Worst Slack from the drop-down list. The software displays the corresponding value.
- Use the same method to set clock Estimated Frequency and clock -Requested Frequency in subsequent cells. You can see that the design does not meet timing because it has a negative slack value. Positive or 0 slack times indicate that you have met or are within the timing constraint. Close the Log Watch window.

The following figure shows the values in the Log Watch window after the run. If you are using a different release of the software, the values you get when you run the tutorial might vary slightly, because of ongoing optimizations within the synthesis tool.

Log Parameter	rev	
Worst Slack	-0.062	Does not meet timing.
clock - Estimated Frequency	185.8 MHz	
clock - Requested Frequency	188.0 MHz	
•		() () () () () () () () () ()

Using the Log File

The log file is available in text format, as well as, the HTML-based viewer for the Synplify Pro tool. To enable the HTML version of the log file, select Options->Project View Options->View log file in HTML.

To see detailed information about the critical paths, open the log file (eight_bit_uc.srr) by clicking the View Log button. You see a window with the log file.

• In the text-based log file window, scroll down to the Performance Summary section to see details of the clock information. Scroll a little further to the Worst Paths Information section. (You can also use Ctrl-f and search for Worst Paths.) A table shows all the points on the critical path.

	C:/tutorial_d201003/synplify_pro/tutorial/r	ev_1/eight_bit_uc.srr
423		
424	Path information for path number 1:	
425	Requested Period:	5.319
426	- Setup time:	-0.045
427	+ Clock delay at ending point:	3.004
428	= Required time:	8.368
429		
430	- Propagation time:	5.427
431	 Clock delay at starting point: 	3.004
432	= Slack (critical) :	-0.062
433		
434	Number of logic level(s):	23
435	Starting point:	dmux.alubtmp_fast[0] / Q
436	Ending point:	uc_alu.aluz / D
437	The start point is clocked by	clock [rising] on pin C
438	The end point is clocked by	clock [rising] on pin C 📩
439		–

• In the HTML log file window, select Worst Path Information in the left table of contents pane of the window.

ev_1 (eight_bit_uc)	Worst Path Information	ſ
Compiler Report	View Worst Path in Analyst	

<u>Mapper Report</u>		
iming Report		
erformance Summary	Path information for path number 1:	
lock Relationships	Requested Period:	5.319
terface Information	- Setup time:	-0.045
etailed Report for Clock: clock	+ Clock delay at ending point:	3.004
Starting Points with Worst Slack		8.368
Ending Points with Worst Slack		
Worst Path Information	- Propagation time:	5.427
esource Utilization	- Clock delay at starting point:	3.004
esource ounzation	= Slack (critical) :	-0.062
	Number of logic level(s):	23
	Starting point:	dmux.alubtmp fast[0] / Q
og File Links:	Ending point:	uc alu.aluz / D
	The start point is clocked by	clock [rising] on pin C
ev_1	The end point is clocked by	clock [rising] on pin C

The worst path doesn't meet timing as indicated by the negative slack value. You can now check the critical path in the Technology view.

Analyze Critical Paths in the Technology View


To analyze your critical path in the Technology view, do one of the following:

- 1. Open a Technology view window by clicking the and gate icon (1) in the menu bar.
- 2. Select the Critical Path icon (🕲) on the menu bar or right-click in the Technology view window and select Show Critical Path.
- 3. In the HTML log window, select the View Worst Path in Analyst link at the beginning of the Worst Path Information section.

The Technology view graphically displays the path described in the log file. The critical path view is a *filtered* view that shows only the instances on the critical path.

The following figure shows the critical path with transparent instances to indicate the design hierarchy. To display the cell interiors, select Options->HDL Analyst Options->General->Show cell interior.

You should see red numbers at the upper left corners of the instances. These numbers provide timing information: the first value is the cumulative delay, and the second value is the total slack time for the path. If the red timing information is not displayed, enable HDL Analyst->Show Timing Information.



- 4. Zoom in to the timing information. You can see that the slack (second number) is negative, which means that your design does not meet timing.
- 5. You can now use other techniques to analyze your path and design further. For example:
 - Check the corresponding RTL code by double-clicking objects in the Technology view.
 - Filter and expand paths using the techniques described in Filter, Expand, Hide, and Dissolve, on page 61.
 - To return to the critical path view, click Back or click the Critical Path icon. If Back is inactive (the path has been flattened), click the Critical Path icon to return to the critical path view.

For this tutorial, you will reduce the delay on this critical path by adding a two-cycle path constraint and resynthesizing the design. See the *Synopsys FPGA Synthesis Reference Manual* for details about other constraints and attributes you can add.

6. Leave the filtered critical path view open, and close any other open Technology views.

Improve Results

This section guides you through the post-analysis phase, where you fine tune your design by setting constraints, rerunning synthesis, and checking your results.

Set Additional Constraint and Resynthesize

Since the design did not meet timing, you can add a timing constraint to the critical path in the constraint file, then resynthesize the design.

- 1. Make sure you have the filtered view of the critical path open.
- 2. Open the constraints file (tutorial.sdc) and select the Delay Paths tab.

- 3. Select the check box in the Enabled column to enable the false path constraint.
- 4. In the Delay Type field of SCOPE, select Multicycle from the drop-down menu.
- 5. Add a constraint from the start (From) point to the end (To) point using these steps:
 - Select the i:dmux.alubtmp[7:0] bus from the drop down menu in the From column. This bus includes the first instance (dmux.alubtmp_fast[0]) in the most critical path. Adding the constraint to the entire bus eliminates the negative slack times in the remaining bus signals.

				То	Through
- 10	∢	False	i:special_regs.status[7:0]		
2 (4	Multicycle	i:dmux.alubtmp[7:0] 👻		
3			i:dmux.alubtmp[7:0]		
1			i:uc_alu.aluout[7:0] i:uc_alu.aluz		
5			i:special_regs.w[7:0] i:special_regs.fsr[7:0] i:special_regs.trisc[7:0]		
5			i:special_regs.trisc[7:0] i:special_regs.trist[11:0] i:special_regs.trisa[7:0]		
7			i:special_regs.trisb[7:0] i:special ret int a[7:0]		
3					

 With the critical path view open, select the ending point (i:uc_alu.aluz) and drag it to the To column.

	aluout_ aluout_ aluout_ aluout_ aluout_ aluout_ aluz_RN aluz_RN aluz_RN aluz_RN aluz_RN aluz_RN aluz_RN	int_7[0 int_7[4 int_7_6 int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int_7_c int	module eight_bit_uc)	110 J. 301		tutorial/tuto	riaLsdc *		
÷.0		Enabled	Delay Type	F	rom	Т		Throug	h 🔺
	B aluout_int_7_c B aluout_int_7_c B aluout_int_7_c B aluout_int_7_c B aluout_int_7_c B aluout_int_7_c B aluo_int_7_c B	status[7:0]							
	2		Multicycle	i:dmux.alubtm	p[7:0]	†			
	3								
	4								
	Clo	ocks C	Clock to Clock Colle	ctions Inp	uts/Outputs	Registers	Delay Paths	Attributes	

 Set Cycles to 2 and make sure the Enabled column is selected to apply the constraint.

	Enabled	Delay Type	From	То	Through	Start/End Cy	ycles
1	•	False	i:special_regs.status[7:0]				
2	•	Multicycle	{i:dmux.alubtmp[7:0]}	i:uc_alu.aluz		2	
3							
4							
5							-
•		l				łł.	••

- 6. Save the constraint file and minimize or close the SCOPE window.
- 7. Click the Run button to rerun synthesis. You can now check your results to see if you eliminated the negative slack on the path.

Check Results

Check the results of the second synthesis run to make sure you achieved your timing goals.

1. Check the results in the Log Watch window or the log file as described previously in Check Timing, on page 42.

The first critical path (and several additional paths associated with the bus) now meets the timing requirements. You see the next most critical path listed as the most critical path. In a design, you would continue to refine your design using constraints, attributes, and other optimizations until you eliminate all the negative slack. For the tutorial, the next most critical path is positive and synthesis is now complete.

2. Check the output files in the Implementation Results view.

	Name		<u> </u>	Size	Туре
	÷ 🥖	backup			Directory
	÷ 💋	coreip			Directory
	÷ 💋	syntmp			Directory
	÷ 💋	verif			Directory
	🧭	xplace			Directory
	🕒	_mh_info		20 bytes	File
(···· 🕒	eight_bit_uc.edf		774 kB	Edif Netlist
_	· 🕒	eight_bit_uc.fse		1 kB	fse File
	· 🕒	eight_bit_uc.htm		352 bytes	htm File
~	···· 🎦	eight bit uc.map		28 bytes	map File
C	···· 🎦	eight_bit_uc.ncf		0 bytes	nef Ell-
	···· 🅒	eight_bit_uc.sap		7 kB	
	···· 🚱	eight_bit_uc.srd		-	
	··· 🚱	eight_bit_uc.srl			
	D	eiaht hit			

The software generates vendor-specific netlists with the attributes and constraints carried forward to ensure that the design is optimized for the target technology. The <code>eight_bit_uc.edf</code> file is the netlist for the place-and-route tools, and the <code>eight_bit_uc.ncf</code> file contains the constraints to be passed to the place-and-route tools.

At this point, you have finished synthesis. The next step is to simulate waveforms or to place and route your design. You can use the Synplify Pro interface to crossprobe and debug your designs further, or use the synthesis output files to place and route your design.

Appendix A: Early Analysis (Compile Phase)

This appendix describes the types of analysis that you can perform after you have compiled your design, and before you click the Run button. After you have created a project and added the project files, including source, and constraint files, you can compile the design (Run->Compile Only, or F7). During the compile phase the RTL view of the design is created and you can use the HDL Analyst features to view the schematic, traverse hierarchy, crossprobe between the view and source code, find design objects and filter and/or expand the logic in the schematic views. Topics in this section include:

- Analyze Compile Results (RTL) and Navigate Hierarchy
- Find and Crossprobe
- Filter, Expand, Hide, and Dissolve


Analyze Compile Results (RTL) and Navigate Hierarchy

This section covers basic zooming and hierarchy navigation; Find and Crossprobe, on page 55 and Filter, Expand, Hide, and Dissolve, on page 61, with some discussion of other analysis techniques. Synopsys's proprietary BEST (Behavioral Extraction Synthesis Technology) algorithms detect and extract some high-level behavioral constructs in the RTL view. This is different from other synthesis tools, which decompose the RTL into low-level boolean primitives that must be reconstructed into higher-level primitives at the place-and-route stage.

To use the HDL Analyst:

1. Click the RTL View icon from the toolbar () or select HDL Analyst -> RTL -> Hierarchical View to open the RTL view.

To make your view look exactly like the one shown in the following figure, select Options->HDL Analyst Options and on the Text tab, disable the Show pin name option. If your design has more annotations, some of the preferences (Options->HDL Analyst Options) are set differently.




Lists the instances, nets, in the schematic and ports in the design

Technology-independent schematic view

The RTL view is a hierarchical, technology-independent schematic view that is generated by the software. The pale yellow blocks indicate hierarchical instances. The software extracts high-level behavior, represents it as an abstract, and operates on this abstract. You can recognize the high-level blocks of logic from the source code.

- 2. To view the design, use the sizing icons () () () from the toolbar, the mouse strokes (see Help->Mouse Stroke Tutor), or the corresponding commands from the View menu.
 - Zoom into the area shown in the following figure by clicking the Zoom In icon () over the area you want to zoom. Click as many times as needed to get a magnification level that is comfortable. You can also zoom by clicking and dragging the icon diagonally to specify a rectangular area for zooming, or by pressing the right mouse button and drawing a diagonal mouse stroke from upper right to lower left over the area to be zoomed. See Help->Mouse Stroke Tutor for a complete list of mouse strokes.




Press the right mouse button and draw a stroke from upper right to lower left


Use the Zoom tool and click in the design to zoom in.

Use the Zoom tool and click and drag a rectangle over part of the design to zoom in.


- Exit the zoom mode by clicking on the Zoom in icon again, or by right-clicking in a blank area of the design. The zoom icon changes back to the default crosshair selection cursor.
- 3. Select the Push/Pop Hierarchy icon ()) or press F2. The cursor changes to a double-headed arrow with a not sign through it when it is over areas of the design without underlying hierarchy. When it is over a component that has hierarchy below it, the cursor changes to an arrow pointing downward.



 Click on the REGS block to push down into it. See the lower-level hierarchy and how the software infers the RAM.



- Pop up to the top level by clicking the up arrow cursor () in an empty area. Alternatively, press the right mouse button and draw a vertical line going upwards in a blank area of the design.
- Page back to the previous view by clicking the Back icon (
) on the toolbar. Return to the top-level view by clicking the Fwd icon (
- Push down into the Prgm_Cntr block. To push down with a mouse stroke, press the right mouse button and draw a vertical line going downwards within the block. In the lower-level schematic view shown in the following figure, note the abstracts used to represent high-level behavior: incrementor, state machine, and large mux.



 Return to the top level and, if necessary, right-click to exit Push/Pop mode.

Find and Crossprobe

This section shows you how to find objects and crossprobe. For information about other HDL Analyst operations, see Additional Analysis after Compile, on page 25 and Filter, Expand, Hide, and Dissolve, on page 61.

1. With the top-level RTL view open, type Ctrl-f or select Edit->Find.

The Object Query dialog box opens. This dialog box is different from the one that opens when you type Ctrl-f in the Text Editor window.

- 2. Click the Symbols tab and set the search range to Entire Design.
- 3. Scroll down in the Unhighlighted box to find the add symbol. Double-click on add to move it to the Highlighted box on the right and click Close.

Object Query						?
Instances Symbols Ne	ts Ports					
Search						
Entire Design		t Level and B	elow		t Level Only	
UnHighlighted: 0 of 30	-	->	Highlighted	:1of1		_
INS_ROM			add			
alu						
andv						
buf						
data_mux dff						
dffe						
dffr						
dffre						
dffse		All ->				
eight_bit_uc						
ins_decode inv						
in	_	_				
mult	-					
mult		• All <-				
lighlight Search (*?):			Un-Highlight	Selection (*?):	
*		•				-
Done	Find All				✔ Jump to locati	on
INS_ROM						
					diama la la	un luc
					Close H	lelp

Figure 9: Move add into the Highlighted Field

The software searches the entire design (all hierarchical levels) for the add symbol. The schematic window changes to display lower-level hierarchy (Prgm_Cntr), with the incrementor (+) highlighted.




Figure 10:Result of Highlighted add Symbol in the RTL View

- 4. Crossprobe from the schematic to see the corresponding source code.
 - Double-click on one of the incrementor symbols. The software displays the corresponding RTL code. For example, the following figure shows Verilog source code.




Figure 11: Double-click Incrementor Symbol to Open Source File

- Close the source file window and use Push/Pop mode to return to the top level.
- 5. Crossprobe from the source code to see the corresponding schematic view.
 - From the top-level RTL view, push down into the ALU block.
 - In the Project view, double-click alu.v to open the source code file.
 - In the alu.v file, go to line 92 by pressing Ctrl-g and typing 92.
 - Highlight the section from line 92 that begins with:

```
begin
    case (aluop[2:0])// synthesis full_case
```

to line 104 that ends with:

endcase end

- Then right-click and select Filter in Analyst from the popup menu.

The corresponding logic is highlighted in the RTL view.




Figure 12:Selecting HDL Code Highlights the Logic in the RTL View

- 6. Find a bit decoder and crossprobe.
 - Use Push/Pop mode to return to the top level.
 - From the RTL view, press Ctrl-f or select Edit->Find to open the Object Query dialog box.
 - Select the Instances tab and set the search range to Entire Design.
 - In the Highlight Search (*?) field, type *deco*, and click Find 200 to find the first 200 occurrences of this string.

Object Query						?
Instances Symbols Nets	Ports					
-Search						
Entire Design		nt Level and B	elow	O Curren	t Level Only	
UnHighlighted: 0 of 112		• ->	Highlighted: (0 of 0		
decode						
decode.decodes[13:0]						
decode.decodes_in96 decode.decodes_in97[0]		<-				
decode.decodes in98						
decode.decodes_in99[0]						
decode.decodes_in100[0]		All ->				
decode.decodes_in101[0]						
decode.decodes_in 102[0] decode.decodes_in 103[0]		_				
decode.decodes in104[0]						
decode.decodes_in105[0]		▼ All <-				
ighlight Search (*?):			Un-Highlight Se	election (*?):	
deco		-				-
			-Name Space		J	
Done	Find All	7	Tech Vier	w	Jump to location	n
			O Netlist			
					J	
				_		
					Close He	sib

The Unhighlighted selection list is now shorter, and only lists instances that match the search criteria. For details about using wildcards, see the *Analyzing with HDL Analyst and FSM Viewer* chapter of the *Synopsys FPGA Synthesis User Guide*.

 Click All-> to move the entire list to the Highlighted box and click Close to close the Object Query dialog box. The schematic highlights the bit decoder instances in red.





Figure 13: Highlighted List Appears in the RTL View in Red

 With the bit decoder instances selected in the RTL view, put your cursor over one of the selected instances and double-click. The corresponding source code for the bit-decoder definition in the data_mux.v file opens.




To crossprobe from the bit-decoder definition to the schematic, the RTL window must be open. You can select any number of bits that make up the bit-decoder definition in the source code.

7. Close the source code window and return to the top-level schematic view.

Filter, Expand, Hide, and Dissolve

Now that you are familiar with basic zooming and push/pop navigation (see Additional Analysis after Compile, on page 25), you can filter, expand, and dissolve parts of your design for analysis. This is a quick overview; for a more detailed discussion, refer to the *Analyzing with HDL Analyst and FSM Viewer* chapter of the *Synopsys FPGA Synthesis User Guide*.


- 1. In the top-level RTL view, filter and expand pin connections:
 - Select Prgm_Cntr and press F12 or select the Filter on Selected Gates icon (
). The schematic is filtered, and only the selected object (Prgm_Cntr) is displayed.



 Select Options->HDL Analyst Options and click on the Visual Properties tab. Then click an empty Property field, and add the new property to this field and click OK.

	Show		Property	RTL	Tech View	Value Only	
1	•	slow			•		
2	•	new		•	•		
3	•			•	•		
4	•			•	•		
5	•			•	•		
6	•			•	•		
•		rd	 * * * * * * * * * * * * * * * * *		1	4)

- Make sure that View->Visual Properties is enabled (checked). The new tag
 appears on any new instance added to the filtered view by
 subsequent operations.
- To see an expanded view of a pin, click on that pin, right-click to display a menu, and select Expand. The next figure shows an example of an expanded view of a pin.



The software expands the connection to the next register and displays it. Because this register is inside lns_decode, the software indicates hierarchy with a transparent hierarchical instance (a hollow bounding box surrounding the lower-level logic connection).


 Select Options->HDL Analyst Options->Visual Properties and deselect (uncheck) the Show checkbox next to the new property, and click OK.

Show Property RTL Tech View Value Only 1 I slow I I 2 new I I I 3 I I I I 4 I I I I 5 I I I I 6 I I I I	Text	Analyst t Gene				?
2 new I I I 3 I new I I 4 I I I I 5 I I I I 6 I I I I		Show	Property	RTL		
3 Image: Constraint of the second s	1	•	slow		•	
4 4 7 7 7 5 7 7 7 7 6 7 7 7 7	2	þ	new	•	•	
	3	•		•	•	
6 v	4	•		•	•	
6 🗹 🗹 🗸 🗸	5	•		•	•	Þ
	6	•		•	•	
	•		***** *****			••
			0	K Ca	incel	Help

Note, you can also use the shortcut keys Ctrl-q to toggle Visual Properties on or off in the RTL or Technology view as described in the message below.

٢	Visual Properties	<u>?</u> ×
	In RTL or Tech View use Ctrl+Q to toggle Visual properties	
1	Show this message in the future	ОК

- Click the Back button () twice to return to the top level.
- 2. Hide an instance in the top-level RTL view.
 - Select the INS_Decode block, right-click, and select Hide Instances from the pop-up menu.



You see a small H in the lower left corner of the instance, which indicates all lower-level hierarchy is "hidden" from certain operations such as expanding.






Figure 14: H Indicates a Hidden Instance

- Click in a blank area to deselect everything.
- Select Prgm_Cntr and press F12 or select the Filter on Selected Gates icon (*), so that only the selected object (Prgm_Cntr) is displayed.
- Select the same pin as shown below and in step1, right-click, and select Expand.


The results are different, because the internal hierarchy of the hidden instance is not expanded.



- Click the Back button ($\langle \rangle$) twice to return to the top level.
- Click the RTL icon and open another window with the top-level RTL view. Zoom in and look at the lower left corner of INS_Decode block. It is not hidden in this window, although it is hidden in the first RTL window. You can hide different portions of the design hierarchy in different RTL windows.
- Return to the first RTL window and select INS_Decode. Right-click and select Unhide Instances. The instance is no longer hidden.
- Close one of the windows.
- 3. View the connections between selected instances.
 - In the top-level RTL view select Prgm_Cntr and then, while holding the Ctrl key, select Spcl_Regs.
 - Right-click and select Expand Paths.



The schematic view displays the hierarchical view between the selected instances, which goes through INS_ROM.



- 4. Push into INS_ROM.
 - To push into INS_ROM, put the Push/Pop Hierarchy cursor over the ROM instance and click. A text file with the ROM data table is displayed.




Figure 15: Push into INS ROM

- Close the text window, exit Push/Pop mode, and click the Back button
 () until you return to the top level.
- 5. Flatten hierarchy.
 - In the top-level view, right-click and select Flatten Schematic from the pop-up menu. The software flattens the entire design.






Figure 16:In Top-level RTL View Select Flattened Schematic


 Return to the hierarchical view by right-clicking and selecting UnFlatten Schematic.




- **Note:** You cannot use the Back button, because this is a flattened view, not a filtered view. In a flattened view, there is no history, so Back is not available.
 - In the unflattened top-level view, select Prgm_Cntr, right-click and select Dissolve Instances.



The software flattens the hierarchy for Prgm_Cntr only, and displays a flattened view with the internal logic. It retains the hierarchical context of the rest of the design.



- Return to the full, hierarchical view by right-clicking and selecting Unflatten Schematic (because this is a flattened view and the Back button does not operate). Once you are at the top level, the Back button becomes active and you can go back to the previous flattened view.
- 6. Dissolve hierarchy in a filtered view.
 - In the top-level view, select Prgm_Cntr, hold down the Ctrl key and click on Data_Mux. Click the Filter on Selected Gates icon (3) to filter these two instances.
 - In the filtered view, click in a blank area to deselect the instances, then select Prgm_Cntr. Right-click and select Dissolve Instances. The resulting filtered view shows the internal hierarchy of Prgm_Cntr flattened within a transparent instance. Data_Mux is not flattened.



- Click the Back button () until you return to the top level.

The Back button works because this is a filtered view, not a flattened view. Filtered views have history.

7. You can minimize the RTL view if you choose or close it.

The rest of the tutorial varies slightly, depending on the technology used. If you do not use the Xilinx vendor, you can follow the methodology used in this flow and substitute device options specific to your vendor.