

Powers of Two

2 ⁻¹	0.5
2 ⁻²	0.25
2 ⁻³	0.125
2 ⁻⁴	0.0625
2 ⁻⁵	0.03125

2 ⁰	1
2 ¹	2
2 ²	4
2 ³	8
2 ⁴	16
2 ⁵	32
2 ⁶	64

2 ⁷	128
2 ⁸	256
2 ⁹	512
2 ¹⁰	1024
2 ¹¹	2048
2 ¹²	4096
2 ¹³	8192

2 ¹⁰	1 K
2 ²⁰	1 M
2 ³⁰	1 G

Hex table

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111

ASCII table

Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex
<i>nul</i>	0	00	<i>space</i>	32	20	@	64	40	~	96	60
<i>soh</i>	1	01	!	33	21	A	65	41	a	97	61
<i>stx</i>	2	02	"	34	22	B	66	42	b	98	62
<i>etx</i>	3	03	#	35	23	C	67	43	c	99	63
<i>eot</i>	4	04	\$	36	24	D	68	44	d	100	64
<i>enq</i>	5	05	%	37	25	E	69	45	e	101	65
<i>ack</i>	6	06	&	38	26	F	70	46	f	102	66
<i>bel</i>	7	07	'	39	27	G	71	47	g	103	67
<i>bs</i>	8	08	(40	28	H	72	48	h	104	68
<i>ht</i>	9	09)	41	29	I	73	49	i	105	69
<i>lf</i>	10	0A	*	42	2A	J	74	4A	j	106	6A
<i>vt</i>	11	0B	+	43	2B	K	75	4B	k	107	6B
<i>ff</i>	12	0C	,	44	2C	L	76	4C	l	108	6C
<i>cr</i>	13	0D	-	45	2D	M	77	4D	m	109	6D
<i>so</i>	14	0E	.	46	2E	N	78	4E	n	110	6E
<i>si</i>	15	0F	/	47	2F	O	79	4F	o	111	6F
<i>dle</i>	16	10	0	48	30	P	80	50	p	112	70
<i>dc1</i>	17	11	1	49	31	Q	81	51	q	113	71
<i>dc2</i>	18	12	2	50	32	R	82	52	r	114	72
<i>dc3</i>	19	13	3	51	33	S	83	53	s	115	73
<i>dc4</i>	20	14	4	52	34	T	84	54	t	116	74
<i>nak</i>	21	15	5	53	35	U	85	55	u	117	75
<i>syn</i>	22	16	6	54	36	V	86	56	v	118	76
<i>etb</i>	23	17	7	55	37	W	87	57	w	119	77
<i>can</i>	24	18	8	56	38	X	88	58	x	120	78
<i>em</i>	25	19	9	57	39	Y	89	59	y	121	79
<i>sub</i>	26	1A	:	58	3A	Z	90	5A	z	122	7A
<i>esc</i>	27	1B	;	59	3B	[91	5B	{	123	7B
<i>fs</i>	28	1C	<	60	3C	\	92	5C		124	7C
<i>gs</i>	29	1D	=	61	3D]	93	5D	}	125	7D
<i>rs</i>	30	1E	>	62	3E	^	94	5E	~	126	7E
<i>us</i>	31	1F	?	63	3F	_	95	5F	<u>Del</u>	127	7F


IEEE 32-bit floating point format

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																			
<i>s</i>									<i>exponent</i>																													<i>fraction</i>																												


$$N = (-1)^s \times 1.\textit{fraction} \times 2^{\textit{exponent}-127}, \text{ when } 1 \leq \textit{exponent} \leq 254$$

$$N = (-1)^s \times 0.\textit{fraction} \times 2^{-126}, \text{ when } \textit{exponent} = 0$$


OR at transistor level




AND at gate level



Abstract sequential logic circuit



LC-3 Data Path



LC-3 instruction format

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ADD	0	0	0	1	<i>DR</i>			<i>SR1</i>			0	0	0	<i>SR2</i>			
ADD	0	0	0	1	<i>DR</i>			<i>SR1</i>			1	<i>imm5</i>					
AND	0	1	0	1	<i>DR</i>			<i>SR1</i>			0	0	0	<i>SR2</i>			
AND	0	1	0	1	<i>DR</i>			<i>SR1</i>			1	<i>imm5</i>					
BR	0	0	0	0	<i>n</i>	<i>z</i>	<i>p</i>	<i>PCoffset9</i>									
JMP	1	1	0	0	0	0	0	<i>BaseR</i>	0	0	0	0	0	0	0	0	
JSR	0	1	0	0	1	<i>PCoffset11</i>											
JSRR	0	1	0	0	0	0	0	<i>BaseR</i>	0	0	0	0	0	0	0	0	
LD	0	0	1	0	<i>DR</i>			<i>PCoffset9</i>									
LDI	1	0	1	0	<i>DR</i>			<i>PCoffset9</i>									
LDR	0	1	1	0	<i>DR</i>			<i>BaseR</i>	<i>offset6</i>								
LEA	1	1	1	0	<i>DR</i>			<i>PCoffset9</i>									
NOT	1	0	0	1	<i>DR</i>			<i>SR</i>			1	1	1	1	1	1	
RET	1	1	0	0	0	0	0	1	1	1	0	0	0	0	0	0	
RTI	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ST	0	0	1	1	<i>SR</i>			<i>PCoffset9</i>									
STI	1	0	1	1	<i>SR</i>			<i>PCoffset9</i>									
STR	0	1	1	1	<i>SR</i>			<i>BaseR</i>	<i>offset6</i>								
TRAP	1	1	1	1	0	0	0	0	<i>trapvect8</i>								

All instructions with a *DR* modify the condition codes.

All offsets are sign extended.

The PC is incremented *before* the offset is added.

JSR, JSRR, and TRAP save the old PC in R7.

RET is the same as JMP R7.

RTI is too hard to use in ECE 109 and CSCI 255.

BR has many flavors that specify how bits 11 to 9 are set:

NOP, BR_p, BR_z, BR_{zp}, BR_n, BR_{np}, BR_{nz}, BR_{nzp}, BR

Useful LC-3 pseudo-ops

.ORIG	Starting address for LC-3 program. Must be the first line of program.
.FILL	Allocates an initialized word of memory.
.BLKW	Allocates an uninitialized block of memory.
.STRINGZ	Allocates a zero-terminated string in memory.
.END	Must be the last line of program.

LC-3 Trap Service Routines

x20	GETC	Read a character into R0. Do not echo the character.
x21	OUT	Write a single character stored in R0.
x22	PUTS	Write a zero-terminated string stored at address R0.
x23	IN	PUTS followed by GETC, but with echoing of the input character.
x24	PUTSP	PUTS, but with two characters stored in each word.
x25	HALT	Halt

LC/3 Device Registers

KBSR Keyboard Status Register	xFE00	KBSR[15] is one when keyboard has a new character
KBDR Keyboard Data Register	xFE02	KBDR[7:0] is last character typed on keyboard
DSR Display Status Register	xFE04	DSR[15] is one when display can accept a new character
DDR Display Data Register	xFE06	DSR[7:0] is the character to be displayed on screen

“Other” LC-3 Registers

PC Program Counter	The address of the <i>next</i> instruction to be executed. Pushed to supervisor stack on interrupt. Popped from supervisor stack on RTI instruction.
PSR Processor Status Register	PSR[15] is one if in user mode, PSR[10:8] is the priority level, PSR[2:0] is NZP bits. Pushed to supervisor stack on interrupt. Popped from supervisor stack on RTI instruction.
Saved.USP Saved User Stack Pointer	On interrupt, R6 is stored here. On RTI, R6 is set from Saved.USP when <i>new</i> PSR[15] is 1.
Saved.SSP Saved Supervisor Stack Pointer	On interrupt, R6 is set from Saved.SSP.

LC/3 Stack Example

