VHDL Examples
Using the old states
Giving a state assignment as an enumeration
Giving a state assignment as a vector
Remembering the last bit
Adding state to the process sensitivity list