## Useful arithmetic and logical operations for the PIC24 processor

In these examples
Wx is a PIC register (from W0 to W15)
WREG is PIC register WO
$f$ is a file register
\# it $n$ is an $n$ - bit literal value
$\& W x$ is the file register whose address is stored in $W x$

|  | PIC instruction | C equivalent | Status bits set |
| :---: | :---: | :---: | :---: |
| add | Wa, Wb, Wd | Wd $=$ Wa + Wb | C, N, V, Z |
| add | f | $f=\mathrm{f}+$ WREG ; | C, N, V, Z |
| add | f, WREG | WREG = f + WREG ; | C, N, V, Z |
| add | \#lit10, Wd | Wd $=$ Wd + Iit10 ; | C, N, V, Z |
| add | Ws, \#lits, Wd | Wd $=$ Ws + Iit5 ; | C, N, V, Z |
| and | Wa, Wb, Wd | Wd = Wa \& Wb ; | N, Z |
| and | f | $f=f$ \& WREG | N, Z |
| and | f, WREG | WREG = f \& WREG ; | N, Z |
| and | \#lit10, Wd | Wd = Wd \& litio ; | N, Z |
| and | Ws, \#lit5, Wd | Wd = Ws \& Iit5 ; | N, Z |
| com | Ws, Wd | Wd $=\sim$ Ws ; | N, Z |
| com | f | $f=\sim f ;$ | N, Z |
| com | f, WREG | WREG = ~f ; | N, Z |
| inc | $f$ | $f=\mathrm{f}+1$; | C, N, V, Z |
| inc | f, WREG | WREG = f + 1 ; | C, N, V, Z |
| inc | Ws, Wd | Wd $=$ Ws + 1 ; | C, N, V, Z |
| ior | Wa, Wb, Wd | Wd $=$ Wa \| Wb ; | N, Z |
| i or | f | $f$ = f \| WREG ; | N, Z |
| i or | f, WREG | WREG = f \| WREG ; | N, Z |
| ior | \#lit 10, Wd | Wd $=$ Wd \| 1it10 ; | N, Z |
| i or | Ws, \#lit5, Wd | Wd $=$ Ws \| I it 5 ; | N, Z |
| mov | Ws, Wd | Wd = Ws ; | none |
| mov | Ws, [ Wd] | \&Wd = Ws ; | none |
| mov | [ Ws ], Wd | Wd = \& Ws ; | none |
| mov | Ws, f | $f=$ Wd ; | none |
| mov | f, Wd | Wd = f ; | none |
| mov | WREG, f | $\mathrm{f}=$ WREG ; | none |
| mov | f, WREG | WREG = f ; | N, Z |
| mov | \#lit16, Wd | Wd $=1 \mathrm{it} 16$; | none |
| sub | Wa, Wb, Wd | Wd $=$ Wa - Wb ; | C, N, V, Z |
| sub | f | $f=\mathrm{f} \cdot$ WREG | C, N, V, Z |
| sub | f, WREG | WREG = f - WREG ; | C, N, V, Z |
| sub | \#lit10, Wd | Wd = Wd - 1it10 ; | C, N, V, Z |
| sub | Ws, \#lit5, Wd | Wd = Ws - Iit5 ; | C, N, V, Z |

## Useful control flow operations for the PIC24 processor

The following instructions do not modify PIC registers, but they do set the STATUS bits based on the result of a computed result.

|  | PIC instruction | C equivalent | Status bits set |
| :---: | :---: | :---: | :---: |
| cp | f | f - WREG | C, N, V, Z |
| $c p$ | Wa, \#l it 5 | Wa - I it 5 | C, N, V, Z |
| cp | Wa, Wb | Wa - Wb | C, N, V, Z |
| cpo | f | $f$ - 0 | C, N, V, Z |
| cpo | Wb | Wb - 0 | C, N, V, Z |

The following operations branch after (when appropriate) inspecting the status bits or by testing the result of the previous comparison operations of values $A$ and $B$ (or $A$ and 0 for cpO )

|  | PIC instruction | C equivalent |
| :---: | :---: | :---: |
| bra | C, I OC | goto loc, if C bit is set |
| bra | GE, I OC | goto loc, if $A>=B$ when $A$ and $B$ are signed |
| bra | GEU, I OC | goto loc, if $A>=B$ when $A$ and $B$ are unsigned |
| bra | GT, I OC | goto loc, if $A>B$ when $A$ and $B$ are signed |
| bra | GTU, I OC | goto loc, if $A>B$ when $A$ and $B$ are unsigned |
| bra | LE, Ioc | goto loc, if $A<=B$ when $A$ and $B$ are signed |
| bra | LEU, I OC | goto loc, if $A<=B$ when $A$ and $B$ are unsigned |
| bra | LT, IOC | goto loc, if $A<B$ when $A$ and $B$ are signed |
| bra | LTU, Ioc | goto loc, if $A<B$ when $A$ and $B$ are unsigned |
| bra | $\mathrm{N}, \mathrm{loc}$ | goto loc, if N bit is set |
| bra | NC, I OC | goto loc, if C bit is not set |
| bra | NN, Ioc | goto loc, if N bit is not set |
| bra | NOV, I Oc | goto loc, if V bit is not set |
| bra | NZ, Ioc | goto loc, if Z bit is not set |
| bra | OV, Ioc | goto loc, if V bit is set |
| bra | Z, 100 | goto loc, if Z bit is set |
| bra | 10 C | goto loc (unconditionally) |
| bra | Wd | goto addressed stored in Wd (unconditionally) |

The following operations are used for stack access, W1 5 ( $s p$ ) contains the address one past the top of the stack

| PIC instruction | C equivalent |
| :---: | :---: |
| pop f | $s p=s p \cdot 2 ; f=\& s p$; |
| pop Wd | $s p=s p \cdot 2 ; W d=\& s p ;$ |
| push f | \&sp $=\mathrm{f} \quad ; \quad s p=s p+2 ;$ |
| push Ws | \&sp $=W s \quad ; \quad s p=s p+2$ |

## PIC24 processor instruction format

Here is the instruction format for the some ADD and MOV instructions

| PIC instruction | Raw bits | Notes |
| :---: | :---: | :---: |
| add Wa, Wb, Wd | 01000 a a a 0000 ddddo 00 bbbb | a |
| add f | 10110100001 fffffffffffff | b |
| add f, WREG | 10110100000 fffffffffffff | b |
| add \#litio, Wd | $1011000000 n n n n n n n n n d d d d$ | a, d |
| add Ws, \#lit5, Wd | 01000 s s s 0000 dddd 11 nnnnn | a, d |
| mov Ws, Wd | 0111100000000 ddddot 0 s s s s | a |
| mov Ws, [ Wd] | 0111100000001 dddd 000 sss | a |
| mov [Ws ], Wd | $0111100000000 \mathrm{ddddo015s5s}$ | a |
| mov Ws, f | 10001 fffffffffffffffssss | a, c |
| mov f, Wd | $10000 f f f f f f f f f f f f f f f d d d d$ | a, c |
| mov WREG, f | 10110111101 fffffffffffff | b |
| mov f, WREG | 10111111100 fffffffffffff | b |
| mov \#liti6, Wd | 0010 nnnnnnnnnnnnnnnndddd | a, d |

Notes
a) Registers are encoded as for bit values using the appropriate letters from the register name. For example, the bits dddd are the binary encoding of the d in Rd.
b) File registers are encoded as their lower 13 bits. Only file registers from 0 to 8191 ( $0 \times 0000$ to $0 \times 1000$ ) can be used.
c) File registers are encoded as 15 bits. Because file registers must be even, the lowest bit is omitted. Only even file registers from 0 to 65534 ( $0 x 0000$ to 0xFFFE) can be used.
d) Literal values are encoded with the number of binary digits needed to encode their range.

Useful file registers -- names and addresses

| name | address (in hex) |
| :--- | :--- |
| WREGO | 0000 |
| WREG15 | $001 E$ |
| SPLI M | 0020 |
| PCL | $002 E$ |
| PCH | 0030 |
| SR | 0042 |
| TRISB | $02 C 8$ |
| PORTB | $02 C A$ |
| LATB | $02 C C$ |
| ODCB | $02 C E$ |

